|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15486 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
15487 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15494 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_4__VecListThree1281_1__Tie1_2_2__IndexRange0_11_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListThree128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
15495 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_4__VecListThree1281_1__Tie1_2_2__IndexRange0_11_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListThree128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22844 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22845 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22852 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_4__VecListThree1281_1__Tie1_2_2__IndexRange0_11_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListThree128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22853 { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_4__VecListThree1281_1__Tie1_2_2__IndexRange0_11_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_d, MCK_VecListThree128, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc19028 case AArch64::LD3i64_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc19744 case AArch64::LD3i64_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc13104 case AArch64::LD3i64_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 388 case AArch64::LD3i64_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3927 SelectPostLoadLane(Node, 3, AArch64::LD3i64_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 483 { AArch64::LD3i64_POST, "ld3", ".d", 2, true, 24 },