reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
14832   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
14833   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
14878   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_3__VecListTwo641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_4h, MCK_VecListTwo64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
14879   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_3__VecListTwo641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_4h, MCK_VecListTwo64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22190   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22191   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22236   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_3__VecListTwo641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_4h, MCK_VecListTwo64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22237   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_3__VecListTwo641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_4h, MCK_VecListTwo64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc
18296   case AArch64::LD1Twov4h_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc
19012   case AArch64::LD1Twov4h_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
12738     case AArch64::LD1Twov4h_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp
  423   case AArch64::LD1Twov4h_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
 3687       SelectPostLoad(Node, 2, AArch64::LD1Twov4h_POST, AArch64::dsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp
  403   { AArch64::LD1Twov4h_POST,    "ld1",  ".4h",    1, false, 16 },