|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc14814 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_2__TypedVectorList3_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
14815 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_2__TypedVectorList3_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
14868 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_3__VecListThree641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListThree64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
14869 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_3__VecListThree641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListThree64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22172 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_2__TypedVectorList3_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22173 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_2__TypedVectorList3_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22226 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_3__VecListThree641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListThree64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22227 { 1854 /* ld1 */, AArch64::LD1Threev2s_POST, Convert__Reg1_3__VecListThree641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListThree64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18179 case AArch64::LD1Threev2s_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18895 case AArch64::LD1Threev2s_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12729 case AArch64::LD1Threev2s_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 430 case AArch64::LD1Threev2s_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3721 SelectPostLoad(Node, 3, AArch64::LD1Threev2s_POST, AArch64::dsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 420 { AArch64::LD1Threev2s_POST, "ld1", ".2s", 1, false, 24 },