|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15062 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_2__TypedVectorList1_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
15063 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_2__TypedVectorList1_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15078 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_3__VecListOne641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8b, MCK_VecListOne64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
15079 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_3__VecListOne641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8b, MCK_VecListOne64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22420 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_2__TypedVectorList1_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
22421 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_2__TypedVectorList1_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22436 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_3__VecListOne641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8b, MCK_VecListOne64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
22437 { 1873 /* ld1r */, AArch64::LD1Rv8b_POST, Convert__Reg1_3__VecListOne641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8b, MCK_VecListOne64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18018 case AArch64::LD1Rv8b_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18734 case AArch64::LD1Rv8b_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12724 case AArch64::LD1Rv8b_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 410 case AArch64::LD1Rv8b_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3765 SelectPostLoad(Node, 1, AArch64::LD1Rv8b_POST, AArch64::dsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 370 { AArch64::LD1Rv8b_POST, "ld1r", ".8b", 1, false, 1 },