|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc14778 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_2__TypedVectorList4_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
14779 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_2__TypedVectorList4_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
14864 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_3__VecListFour641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListFour64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
14865 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_3__VecListFour641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListFour64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22136 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_2__TypedVectorList4_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
22137 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_2__TypedVectorList4_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22222 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_3__VecListFour641_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListFour64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
22223 { 1854 /* ld1 */, AArch64::LD1Fourv2s_POST, Convert__Reg1_3__VecListFour641_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2s, MCK_VecListFour64, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc17403 case AArch64::LD1Fourv2s_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18119 case AArch64::LD1Fourv2s_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12705 case AArch64::LD1Fourv2s_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 438 case AArch64::LD1Fourv2s_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3749 SelectPostLoad(Node, 4, AArch64::LD1Fourv2s_POST, AArch64::dsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 436 { AArch64::LD1Fourv2s_POST, "ld1", ".2s", 1, false, 32 },