|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc13493 { 971 /* eon */, AArch64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
13501 { 971 /* eon */, AArch64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__LogicalShifter321_3, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_LogicalShifter32 }, },
20851 { 971 /* eon */, AArch64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
20859 { 971 /* eon */, AArch64::EONWrs, Convert__Reg1_0__Reg1_1__Reg1_2__LogicalShifter321_3, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32, MCK_LogicalShifter32 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc16320 case AArch64::EONWrs:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc17036 case AArch64::EONWrs:
gen/lib/Target/AArch64/AArch64GenDAGISel.inc88265 /*203175*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
88271 /*203188*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
88290 /*203234*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
88296 /*203247*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
88312 /*203284*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
88318 /*203297*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::EONWrs), 0,
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc 6639 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
6659 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
6679 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
6699 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
6719 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
6739 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::EONWrs,
gen/lib/Target/AArch64/AArch64GenInstrInfo.inc18100 case AArch64::EONWrs:
18157 case AArch64::EONWrs:
18386 case AArch64::EONWrs:
29838 case AArch64::EONWrs:
29895 case AArch64::EONWrs:
30124 case AArch64::EONWrs:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc15466 case AArch64::EONWrs:
lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp 456 case AArch64::EONWrr: Opcode = AArch64::EONWrs; break;
lib/Target/AArch64/AArch64MacroFusion.cpp 305 case AArch64::EONWrs:
lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp 961 case AArch64::EONWrs: {