|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc 4363 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4365 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4367 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4369 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4371 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4373 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4375 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4377 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4663 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4665 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4667 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4669 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4671 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4673 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4675 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4677 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4735 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4737 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4739 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4741 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4743 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4745 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4747 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4749 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4807 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4809 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4811 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4813 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4815 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4817 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },
4819 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_regXZR, 0, CVT_Done },
4821 { CVT_95_Reg, 5, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 2, CVT_Tied, Tie1_2_2, CVT_95_addVectorIndexOperands, 3, CVT_Tied, Tie0_5_5, CVT_95_Reg, 7, CVT_Done },