|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc 4171 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4173 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4175 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4177 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4179 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4181 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4183 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4185 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4187 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4189 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4191 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4193 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4195 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4197 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4199 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4201 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_4_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4203 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4205 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4207 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4209 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4211 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4213 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4215 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4217 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4219 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4221 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4223 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4225 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4227 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4229 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4231 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4233 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_1_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4243 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4245 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4247 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4249 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4251 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4253 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4255 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4257 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4259 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4261 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4263 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4265 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4267 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4269 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4271 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4273 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_3_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4275 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4277 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4279 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4281 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4283 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4285 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4287 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4289 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4291 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4293 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4295 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4297 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4299 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4301 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_DReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4303 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_regXZR, 0, CVT_Done },
4305 { CVT_95_Reg, 3, CVT_95_addVectorListOperands_LT_AArch64Operand_COLON__COLON_VecListIdx_95_QReg_44__32_2_GT_, 1, CVT_Tied, Tie0_3_3, CVT_95_Reg, 5, CVT_Done },
4993 { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5005 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5013 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5021 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5029 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5037 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 5, CVT_Done },
5049 { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5059 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5065 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5071 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5077 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5083 { CVT_95_Reg, 3, CVT_95_addRegOperands, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, 4, CVT_Done },
5091 { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmScaledOperands_LT_8_GT_, 4, CVT_Done },
6107 { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmScaledOperands_LT_16_GT_, 5, CVT_Done },
6111 { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, Tie0_3_3, CVT_95_addImmScaledOperands_LT_16_GT_, 4, CVT_Done },