|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc10665 case MCK_ZPRExtendUXTW648Only: {
12191 case MCK_ZPRExtendUXTW648Only: return "MCK_ZPRExtendUXTW648Only";
14944 { 1858 /* ld1b */, AArch64::GLD1B_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
14956 { 1858 /* ld1b */, AArch64::GLD1B_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15188 { 1951 /* ld1sb */, AArch64::GLD1SB_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15198 { 1951 /* ld1sb */, AArch64::GLD1SB_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15786 { 2450 /* ldff1b */, AArch64::GLDFF1B_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15798 { 2450 /* ldff1b */, AArch64::GLDFF1B_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15878 { 2471 /* ldff1sb */, AArch64::GLDFF1SB_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
15888 { 2471 /* ldff1sb */, AArch64::GLDFF1SB_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
16854 { 3668 /* prfb */, AArch64::PRFB_D_UXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
18279 { 5238 /* st1b */, AArch64::SST1B_D_UXTW, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
18291 { 5238 /* st1b */, AArch64::SST1B_D_UXTW, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
22302 { 1858 /* ld1b */, AArch64::GLD1B_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
22314 { 1858 /* ld1b */, AArch64::GLD1B_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
22546 { 1951 /* ld1sb */, AArch64::GLD1SB_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
22556 { 1951 /* ld1sb */, AArch64::GLD1SB_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
23144 { 2450 /* ldff1b */, AArch64::GLDFF1B_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
23156 { 2450 /* ldff1b */, AArch64::GLDFF1B_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
23236 { 2471 /* ldff1sb */, AArch64::GLDFF1SB_D_UXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
23246 { 2471 /* ldff1sb */, AArch64::GLDFF1SB_D_UXTW_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW648Only1_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
24212 { 3668 /* prfb */, AArch64::PRFB_D_UXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
25637 { 5238 /* st1b */, AArch64::SST1B_D_UXTW, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
25649 { 5238 /* st1b */, AArch64::SST1B_D_UXTW, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW648Only1_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW648Only, MCK__93_ }, },
31095 { 1858 /* ld1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
31098 { 1858 /* ld1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
31165 { 1858 /* ld1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
31168 { 1858 /* ld1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32031 { 1951 /* ld1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32034 { 1951 /* ld1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32089 { 1951 /* ld1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32092 { 1951 /* ld1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32971 { 2450 /* ldff1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
32974 { 2450 /* ldff1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33041 { 2450 /* ldff1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33044 { 2450 /* ldff1b */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33475 { 2471 /* ldff1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33478 { 2471 /* ldff1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33533 { 2471 /* ldff1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
33536 { 2471 /* ldff1sb */, 64 /* 6 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
35452 { 3668 /* prfb */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
35455 { 3668 /* prfb */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
37751 { 5238 /* st1b */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
37754 { 5238 /* st1b */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
37821 { 5238 /* st1b */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
37824 { 5238 /* st1b */, 16 /* 4 */, MCK_ZPRExtendUXTW648Only, AMFBS_HasSVE },
40783 case MCK_ZPRExtendUXTW648Only: