|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc10638 case MCK_ZPRExtendUXTW6432: {
12188 case MCK_ZPRExtendUXTW6432: return "MCK_ZPRExtendUXTW6432";
12798 { 88 /* adr */, AArch64::ADR_UXTW_ZZZ_D_2, Convert__SVEVectorDReg1_0__SVEVectorDReg1_2__ZPRExtendUXTW64321_3, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK__91_, MCK_SVEVectorDReg, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15255 { 1963 /* ld1sw */, AArch64::GLD1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15263 { 1963 /* ld1sw */, AArch64::GLD1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15287 { 1969 /* ld1w */, AArch64::GLD1W_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15301 { 1969 /* ld1w */, AArch64::GLD1W_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15935 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15943 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15965 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
15979 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
16898 { 3694 /* prfw */, AArch64::PRFW_D_UXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
18388 { 5253 /* st1w */, AArch64::SST1W_D_UXTW_SCALED, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
18402 { 5253 /* st1w */, AArch64::SST1W_D_UXTW_SCALED, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
20156 { 88 /* adr */, AArch64::ADR_UXTW_ZZZ_D_2, Convert__SVEVectorDReg1_0__SVEVectorDReg1_2__ZPRExtendUXTW64321_3, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK__91_, MCK_SVEVectorDReg, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
22613 { 1963 /* ld1sw */, AArch64::GLD1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
22621 { 1963 /* ld1sw */, AArch64::GLD1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
22645 { 1969 /* ld1w */, AArch64::GLD1W_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
22659 { 1969 /* ld1w */, AArch64::GLD1W_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
23293 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
23301 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
23323 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
23337 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_UXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendUXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
24256 { 3694 /* prfw */, AArch64::PRFW_D_UXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
25746 { 5253 /* st1w */, AArch64::SST1W_D_UXTW_SCALED, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
25760 { 5253 /* st1w */, AArch64::SST1W_D_UXTW_SCALED, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendUXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendUXTW6432, MCK__93_ }, },
27802 { 88 /* adr */, 8 /* 3 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
27804 { 88 /* adr */, 8 /* 3 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32389 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32392 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32435 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32438 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32561 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32564 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32643 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
32646 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33793 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33796 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33839 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33842 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33957 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
33960 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
34039 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
34042 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
35672 { 3694 /* prfw */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
35675 { 3694 /* prfw */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
38329 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
38332 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
38411 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
38414 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendUXTW6432, AMFBS_HasSVE },
40777 case MCK_ZPRExtendUXTW6432: