|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc10593 case MCK_ZPRExtendSXTW6432: {
12183 case MCK_ZPRExtendSXTW6432: return "MCK_ZPRExtendSXTW6432";
12794 { 88 /* adr */, AArch64::ADR_SXTW_ZZZ_D_2, Convert__SVEVectorDReg1_0__SVEVectorDReg1_2__ZPRExtendSXTW64321_3, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK__91_, MCK_SVEVectorDReg, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15253 { 1963 /* ld1sw */, AArch64::GLD1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15261 { 1963 /* ld1sw */, AArch64::GLD1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15285 { 1969 /* ld1w */, AArch64::GLD1W_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15299 { 1969 /* ld1w */, AArch64::GLD1W_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15933 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15941 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15963 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
15977 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
16897 { 3694 /* prfw */, AArch64::PRFW_D_SXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
18386 { 5253 /* st1w */, AArch64::SST1W_D_SXTW_SCALED, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
18400 { 5253 /* st1w */, AArch64::SST1W_D_SXTW_SCALED, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
20152 { 88 /* adr */, AArch64::ADR_SXTW_ZZZ_D_2, Convert__SVEVectorDReg1_0__SVEVectorDReg1_2__ZPRExtendSXTW64321_3, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK__91_, MCK_SVEVectorDReg, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
22611 { 1963 /* ld1sw */, AArch64::GLD1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
22619 { 1963 /* ld1sw */, AArch64::GLD1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
22643 { 1969 /* ld1w */, AArch64::GLD1W_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
22657 { 1969 /* ld1w */, AArch64::GLD1W_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
23291 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
23299 { 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
23321 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
23335 { 2495 /* ldff1w */, AArch64::GLDFF1W_D_SXTW_SCALED_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_5__ZPRExtendSXTW64321_6, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
24255 { 3694 /* prfw */, AArch64::PRFW_D_SXTW_SCALED, Convert__SVEPrefetch1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEPrefetch, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
25744 { 5253 /* st1w */, AArch64::SST1W_D_SXTW_SCALED, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorDReg, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
25758 { 5253 /* st1w */, AArch64::SST1W_D_SXTW_SCALED, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1__Reg1_3__ZPRExtendSXTW64321_4, AMFBS_HasSVE, { MCK_SVEVectorList164, MCK_SVEPredicate3bAnyReg, MCK__91_, MCK_GPR64sp, MCK_ZPRExtendSXTW6432, MCK__93_ }, },
27786 { 88 /* adr */, 8 /* 3 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
27788 { 88 /* adr */, 8 /* 3 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32377 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32380 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32423 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32426 { 1963 /* ld1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32549 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32552 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32631 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
32634 { 1969 /* ld1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33781 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33784 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33827 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33830 { 2487 /* ldff1sw */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33945 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
33948 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
34027 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
34030 { 2495 /* ldff1w */, 64 /* 6 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
35666 { 3694 /* prfw */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
35669 { 3694 /* prfw */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
38317 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
38320 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
38399 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
38402 { 5253 /* st1w */, 16 /* 4 */, MCK_ZPRExtendSXTW6432, AMFBS_HasSVE },
40767 case MCK_ZPRExtendSXTW6432: