reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10027   case MCK_TypedVectorList4_064: {
12109   case MCK_TypedVectorList4_064: return "MCK_TypedVectorList4_064";
15589   { 2032 /* ld4 */, AArch64::LD4i64, Convert__TypedVectorList4_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15612   { 2032 /* ld4 */, AArch64::LD4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
15613   { 2032 /* ld4 */, AArch64::LD4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18598   { 5311 /* st4 */, AArch64::ST4i64, Convert__TypedVectorList4_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18621   { 5311 /* st4 */, AArch64::ST4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
18622   { 5311 /* st4 */, AArch64::ST4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22947   { 2032 /* ld4 */, AArch64::LD4i64, Convert__TypedVectorList4_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22970   { 2032 /* ld4 */, AArch64::LD4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
22971   { 2032 /* ld4 */, AArch64::LD4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25956   { 5311 /* st4 */, AArch64::ST4i64, Convert__TypedVectorList4_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25979   { 5311 /* st4 */, AArch64::ST4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
25980   { 5311 /* st4 */, AArch64::ST4i64_POST, Convert__Reg1_3__TypedVectorList4_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },