reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10202   case MCK_TypedVectorList3_88: {
12134   case MCK_TypedVectorList3_88: return "MCK_TypedVectorList3_88";
14730   { 1854 /* ld1 */, AArch64::LD1Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
14820   { 1854 /* ld1 */, AArch64::LD1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
14821   { 1854 /* ld1 */, AArch64::LD1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15439   { 2003 /* ld3 */, AArch64::LD3Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15458   { 2003 /* ld3 */, AArch64::LD3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
15459   { 2003 /* ld3 */, AArch64::LD3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15515   { 2022 /* ld3r */, AArch64::LD3Rv8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15537   { 2022 /* ld3r */, AArch64::LD3Rv8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
15538   { 2022 /* ld3r */, AArch64::LD3Rv8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18065   { 5234 /* st1 */, AArch64::ST1Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18155   { 5234 /* st1 */, AArch64::ST1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
18156   { 5234 /* st1 */, AArch64::ST1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18496   { 5287 /* st3 */, AArch64::ST3Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18515   { 5287 /* st3 */, AArch64::ST3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
18516   { 5287 /* st3 */, AArch64::ST3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22088   { 1854 /* ld1 */, AArch64::LD1Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22178   { 1854 /* ld1 */, AArch64::LD1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22179   { 1854 /* ld1 */, AArch64::LD1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22797   { 2003 /* ld3 */, AArch64::LD3Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22816   { 2003 /* ld3 */, AArch64::LD3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22817   { 2003 /* ld3 */, AArch64::LD3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22873   { 2022 /* ld3r */, AArch64::LD3Rv8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22895   { 2022 /* ld3r */, AArch64::LD3Rv8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
22896   { 2022 /* ld3r */, AArch64::LD3Rv8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25423   { 5234 /* st1 */, AArch64::ST1Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25513   { 5234 /* st1 */, AArch64::ST1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
25514   { 5234 /* st1 */, AArch64::ST1Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25854   { 5287 /* st3 */, AArch64::ST3Threev8b, Convert__TypedVectorList3_881_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25873   { 5287 /* st3 */, AArch64::ST3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
25874   { 5287 /* st3 */, AArch64::ST3Threev8b_POST, Convert__Reg1_2__TypedVectorList3_881_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_88, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },