reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10216   case MCK_TypedVectorList3_08: {
12136   case MCK_TypedVectorList3_08: return "MCK_TypedVectorList3_08";
15462   { 2003 /* ld3 */, AArch64::LD3i8, Convert__TypedVectorList3_081_0__Tie0_1_1__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15484   { 2003 /* ld3 */, AArch64::LD3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
15485   { 2003 /* ld3 */, AArch64::LD3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18519   { 5287 /* st3 */, AArch64::ST3i8, Convert__TypedVectorList3_081_0__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18541   { 5287 /* st3 */, AArch64::ST3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
18542   { 5287 /* st3 */, AArch64::ST3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22820   { 2003 /* ld3 */, AArch64::LD3i8, Convert__TypedVectorList3_081_0__Tie0_1_1__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22842   { 2003 /* ld3 */, AArch64::LD3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
22843   { 2003 /* ld3 */, AArch64::LD3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25877   { 5287 /* st3 */, AArch64::ST3i8, Convert__TypedVectorList3_081_0__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25899   { 5287 /* st3 */, AArch64::ST3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
25900   { 5287 /* st3 */, AArch64::ST3i8_POST, Convert__Reg1_3__TypedVectorList3_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },