reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10223   case MCK_TypedVectorList3_064: {
12137   case MCK_TypedVectorList3_064: return "MCK_TypedVectorList3_064";
15463   { 2003 /* ld3 */, AArch64::LD3i64, Convert__TypedVectorList3_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15486   { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
15487   { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18520   { 5287 /* st3 */, AArch64::ST3i64, Convert__TypedVectorList3_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18543   { 5287 /* st3 */, AArch64::ST3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
18544   { 5287 /* st3 */, AArch64::ST3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22821   { 2003 /* ld3 */, AArch64::LD3i64, Convert__TypedVectorList3_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22844   { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
22845   { 2003 /* ld3 */, AArch64::LD3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25878   { 5287 /* st3 */, AArch64::ST3i64, Convert__TypedVectorList3_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25901   { 5287 /* st3 */, AArch64::ST3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_24 }, },
25902   { 5287 /* st3 */, AArch64::ST3i64_POST, Convert__Reg1_3__TypedVectorList3_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },