reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10237   case MCK_TypedVectorList3_032: {
12139   case MCK_TypedVectorList3_032: return "MCK_TypedVectorList3_032";
15465   { 2003 /* ld3 */, AArch64::LD3i32, Convert__TypedVectorList3_0321_0__Tie0_1_1__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15490   { 2003 /* ld3 */, AArch64::LD3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_12 }, },
15491   { 2003 /* ld3 */, AArch64::LD3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18522   { 5287 /* st3 */, AArch64::ST3i32, Convert__TypedVectorList3_0321_0__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18547   { 5287 /* st3 */, AArch64::ST3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_12 }, },
18548   { 5287 /* st3 */, AArch64::ST3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22823   { 2003 /* ld3 */, AArch64::LD3i32, Convert__TypedVectorList3_0321_0__Tie0_1_1__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22848   { 2003 /* ld3 */, AArch64::LD3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_12 }, },
22849   { 2003 /* ld3 */, AArch64::LD3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25880   { 5287 /* st3 */, AArch64::ST3i32, Convert__TypedVectorList3_0321_0__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25905   { 5287 /* st3 */, AArch64::ST3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_12 }, },
25906   { 5287 /* st3 */, AArch64::ST3i32_POST, Convert__Reg1_3__TypedVectorList3_0321_0__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },