reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10230   case MCK_TypedVectorList3_016: {
12138   case MCK_TypedVectorList3_016: return "MCK_TypedVectorList3_016";
15464   { 2003 /* ld3 */, AArch64::LD3i16, Convert__TypedVectorList3_0161_0__Tie0_1_1__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15488   { 2003 /* ld3 */, AArch64::LD3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_6 }, },
15489   { 2003 /* ld3 */, AArch64::LD3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18521   { 5287 /* st3 */, AArch64::ST3i16, Convert__TypedVectorList3_0161_0__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18545   { 5287 /* st3 */, AArch64::ST3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_6 }, },
18546   { 5287 /* st3 */, AArch64::ST3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22822   { 2003 /* ld3 */, AArch64::LD3i16, Convert__TypedVectorList3_0161_0__Tie0_1_1__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22846   { 2003 /* ld3 */, AArch64::LD3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_6 }, },
22847   { 2003 /* ld3 */, AArch64::LD3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25879   { 5287 /* st3 */, AArch64::ST3i16, Convert__TypedVectorList3_0161_0__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25903   { 5287 /* st3 */, AArch64::ST3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_6 }, },
25904   { 5287 /* st3 */, AArch64::ST3i16_POST, Convert__Reg1_3__TypedVectorList3_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList3_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },