reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10286   case MCK_TypedVectorList2_432: {
12146   case MCK_TypedVectorList2_432: return "MCK_TypedVectorList2_432";
14737   { 1854 /* ld1 */, AArch64::LD1Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
14834   { 1854 /* ld1 */, AArch64::LD1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
14835   { 1854 /* ld1 */, AArch64::LD1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15312   { 1974 /* ld2 */, AArch64::LD2Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15330   { 1974 /* ld2 */, AArch64::LD2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
15331   { 1974 /* ld2 */, AArch64::LD2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15388   { 1993 /* ld2r */, AArch64::LD2Rv4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15409   { 1993 /* ld2r */, AArch64::LD2Rv4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
15410   { 1993 /* ld2r */, AArch64::LD2Rv4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18072   { 5234 /* st1 */, AArch64::ST1Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18169   { 5234 /* st1 */, AArch64::ST1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
18170   { 5234 /* st1 */, AArch64::ST1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18413   { 5258 /* st2 */, AArch64::ST2Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18431   { 5258 /* st2 */, AArch64::ST2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
18432   { 5258 /* st2 */, AArch64::ST2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22095   { 1854 /* ld1 */, AArch64::LD1Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22192   { 1854 /* ld1 */, AArch64::LD1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
22193   { 1854 /* ld1 */, AArch64::LD1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22670   { 1974 /* ld2 */, AArch64::LD2Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22688   { 1974 /* ld2 */, AArch64::LD2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
22689   { 1974 /* ld2 */, AArch64::LD2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22746   { 1993 /* ld2r */, AArch64::LD2Rv4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22767   { 1993 /* ld2r */, AArch64::LD2Rv4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
22768   { 1993 /* ld2r */, AArch64::LD2Rv4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25430   { 5234 /* st1 */, AArch64::ST1Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25527   { 5234 /* st1 */, AArch64::ST1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
25528   { 5234 /* st1 */, AArch64::ST1Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25771   { 5258 /* st2 */, AArch64::ST2Twov4s, Convert__TypedVectorList2_4321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25789   { 5258 /* st2 */, AArch64::ST2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_32 }, },
25790   { 5258 /* st2 */, AArch64::ST2Twov4s_POST, Convert__Reg1_2__TypedVectorList2_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },