reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10279   case MCK_TypedVectorList2_416: {
12145   case MCK_TypedVectorList2_416: return "MCK_TypedVectorList2_416";
14736   { 1854 /* ld1 */, AArch64::LD1Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
14832   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
14833   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15311   { 1974 /* ld2 */, AArch64::LD2Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15328   { 1974 /* ld2 */, AArch64::LD2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
15329   { 1974 /* ld2 */, AArch64::LD2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15387   { 1993 /* ld2r */, AArch64::LD2Rv4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15407   { 1993 /* ld2r */, AArch64::LD2Rv4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
15408   { 1993 /* ld2r */, AArch64::LD2Rv4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18071   { 5234 /* st1 */, AArch64::ST1Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18167   { 5234 /* st1 */, AArch64::ST1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18168   { 5234 /* st1 */, AArch64::ST1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18412   { 5258 /* st2 */, AArch64::ST2Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18429   { 5258 /* st2 */, AArch64::ST2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18430   { 5258 /* st2 */, AArch64::ST2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22094   { 1854 /* ld1 */, AArch64::LD1Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22190   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22191   { 1854 /* ld1 */, AArch64::LD1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22669   { 1974 /* ld2 */, AArch64::LD2Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22686   { 1974 /* ld2 */, AArch64::LD2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22687   { 1974 /* ld2 */, AArch64::LD2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22745   { 1993 /* ld2r */, AArch64::LD2Rv4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22765   { 1993 /* ld2r */, AArch64::LD2Rv4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
22766   { 1993 /* ld2r */, AArch64::LD2Rv4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25429   { 5234 /* st1 */, AArch64::ST1Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25525   { 5234 /* st1 */, AArch64::ST1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25526   { 5234 /* st1 */, AArch64::ST1Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25770   { 5258 /* st2 */, AArch64::ST2Twov4h, Convert__TypedVectorList2_4161_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25787   { 5258 /* st2 */, AArch64::ST2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25788   { 5258 /* st2 */, AArch64::ST2Twov4h_POST, Convert__Reg1_2__TypedVectorList2_4161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_416, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },