reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10272   case MCK_TypedVectorList2_232: {
12144   case MCK_TypedVectorList2_232: return "MCK_TypedVectorList2_232";
14735   { 1854 /* ld1 */, AArch64::LD1Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
14830   { 1854 /* ld1 */, AArch64::LD1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
14831   { 1854 /* ld1 */, AArch64::LD1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15310   { 1974 /* ld2 */, AArch64::LD2Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15326   { 1974 /* ld2 */, AArch64::LD2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
15327   { 1974 /* ld2 */, AArch64::LD2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15386   { 1993 /* ld2r */, AArch64::LD2Rv2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15405   { 1993 /* ld2r */, AArch64::LD2Rv2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
15406   { 1993 /* ld2r */, AArch64::LD2Rv2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18070   { 5234 /* st1 */, AArch64::ST1Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18165   { 5234 /* st1 */, AArch64::ST1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18166   { 5234 /* st1 */, AArch64::ST1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18411   { 5258 /* st2 */, AArch64::ST2Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18427   { 5258 /* st2 */, AArch64::ST2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18428   { 5258 /* st2 */, AArch64::ST2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22093   { 1854 /* ld1 */, AArch64::LD1Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22188   { 1854 /* ld1 */, AArch64::LD1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22189   { 1854 /* ld1 */, AArch64::LD1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22668   { 1974 /* ld2 */, AArch64::LD2Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22684   { 1974 /* ld2 */, AArch64::LD2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22685   { 1974 /* ld2 */, AArch64::LD2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22744   { 1993 /* ld2r */, AArch64::LD2Rv2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22763   { 1993 /* ld2r */, AArch64::LD2Rv2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
22764   { 1993 /* ld2r */, AArch64::LD2Rv2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25428   { 5234 /* st1 */, AArch64::ST1Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25523   { 5234 /* st1 */, AArch64::ST1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25524   { 5234 /* st1 */, AArch64::ST1Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25769   { 5258 /* st2 */, AArch64::ST2Twov2s, Convert__TypedVectorList2_2321_0__Reg1_2, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25785   { 5258 /* st2 */, AArch64::ST2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25786   { 5258 /* st2 */, AArch64::ST2Twov2s_POST, Convert__Reg1_2__TypedVectorList2_2321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList2_232, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },