reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10321   case MCK_TypedVectorList2_064: {
12151   case MCK_TypedVectorList2_064: return "MCK_TypedVectorList2_064";
15337   { 1974 /* ld2 */, AArch64::LD2i64, Convert__TypedVectorList2_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15360   { 1974 /* ld2 */, AArch64::LD2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
15361   { 1974 /* ld2 */, AArch64::LD2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18438   { 5258 /* st2 */, AArch64::ST2i64, Convert__TypedVectorList2_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18461   { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
18462   { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22695   { 1974 /* ld2 */, AArch64::LD2i64, Convert__TypedVectorList2_0641_0__Tie0_1_1__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22718   { 1974 /* ld2 */, AArch64::LD2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
22719   { 1974 /* ld2 */, AArch64::LD2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__Tie1_1_1__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25796   { 5258 /* st2 */, AArch64::ST2i64, Convert__TypedVectorList2_0641_0__IndexRange0_11_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25819   { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_16 }, },
25820   { 5258 /* st2 */, AArch64::ST2i64_POST, Convert__Reg1_3__TypedVectorList2_0641_0__IndexRange0_11_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_064, MCK_IndexRange0_1, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },