reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10335   case MCK_TypedVectorList2_032: {
12153   case MCK_TypedVectorList2_032: return "MCK_TypedVectorList2_032";
15339   { 1974 /* ld2 */, AArch64::LD2i32, Convert__TypedVectorList2_0321_0__Tie0_1_1__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15364   { 1974 /* ld2 */, AArch64::LD2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
15365   { 1974 /* ld2 */, AArch64::LD2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18440   { 5258 /* st2 */, AArch64::ST2i32, Convert__TypedVectorList2_0321_0__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18465   { 5258 /* st2 */, AArch64::ST2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
18466   { 5258 /* st2 */, AArch64::ST2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22697   { 1974 /* ld2 */, AArch64::LD2i32, Convert__TypedVectorList2_0321_0__Tie0_1_1__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22722   { 1974 /* ld2 */, AArch64::LD2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
22723   { 1974 /* ld2 */, AArch64::LD2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__Tie1_1_1__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25798   { 5258 /* st2 */, AArch64::ST2i32, Convert__TypedVectorList2_0321_0__IndexRange0_31_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25823   { 5258 /* st2 */, AArch64::ST2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__IndexRange0_31_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
25824   { 5258 /* st2 */, AArch64::ST2i32_POST, Convert__Reg1_3__TypedVectorList2_0321_0__IndexRange0_31_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_032, MCK_IndexRange0_3, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },