reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10328   case MCK_TypedVectorList2_016: {
12152   case MCK_TypedVectorList2_016: return "MCK_TypedVectorList2_016";
15338   { 1974 /* ld2 */, AArch64::LD2i16, Convert__TypedVectorList2_0161_0__Tie0_1_1__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15362   { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
15363   { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18439   { 5258 /* st2 */, AArch64::ST2i16, Convert__TypedVectorList2_0161_0__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18463   { 5258 /* st2 */, AArch64::ST2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
18464   { 5258 /* st2 */, AArch64::ST2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22696   { 1974 /* ld2 */, AArch64::LD2i16, Convert__TypedVectorList2_0161_0__Tie0_1_1__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22720   { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
22721   { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25797   { 5258 /* st2 */, AArch64::ST2i16, Convert__TypedVectorList2_0161_0__IndexRange0_71_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25821   { 5258 /* st2 */, AArch64::ST2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
25822   { 5258 /* st2 */, AArch64::ST2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },