reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
10118   case MCK_TypedVectorList1_08: {
12122   case MCK_TypedVectorList1_08: return "MCK_TypedVectorList1_08";
14804   { 1854 /* ld1 */, AArch64::LD1i8, Convert__TypedVectorList1_081_0__Tie0_1_1__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
14908   { 1854 /* ld1 */, AArch64::LD1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
14909   { 1854 /* ld1 */, AArch64::LD1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18139   { 5234 /* st1 */, AArch64::ST1i8, Convert__TypedVectorList1_081_0__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
18243   { 5234 /* st1 */, AArch64::ST1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
18244   { 5234 /* st1 */, AArch64::ST1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22162   { 1854 /* ld1 */, AArch64::LD1i8, Convert__TypedVectorList1_081_0__Tie0_1_1__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
22266   { 1854 /* ld1 */, AArch64::LD1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
22267   { 1854 /* ld1 */, AArch64::LD1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__Tie1_1_1__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25497   { 5234 /* st1 */, AArch64::ST1i8, Convert__TypedVectorList1_081_0__IndexRange0_151_1__Reg1_3, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
25601   { 5234 /* st1 */, AArch64::ST1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__IndexRange0_151_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
25602   { 5234 /* st1 */, AArch64::ST1i8_POST, Convert__Reg1_3__TypedVectorList1_081_0__IndexRange0_151_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_08, MCK_IndexRange0_15, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },