reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
 9617   case MCK_SVECpyImm32: {
12059   case MCK_SVECpyImm32: return "MCK_SVECpyImm32";
13383   { 787 /* cpy */, AArch64::CPY_ZPmI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_m, MCK_SVECpyImm32 }, },
13384   { 787 /* cpy */, AArch64::CPY_ZPzI_S, Convert__SVEVectorSReg1_0__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_z, MCK_SVECpyImm32 }, },
13461   { 962 /* dup */, AArch64::DUP_ZI_S, Convert__SVEVectorSReg1_0__SVECpyImm322_1, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVECpyImm32 }, },
16544   { 3356 /* mov */, AArch64::DUP_ZI_S, Convert__SVEVectorSReg1_0__SVECpyImm322_1, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVECpyImm32 }, },
16587   { 3356 /* mov */, AArch64::CPY_ZPmI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_m, MCK_SVECpyImm32 }, },
16589   { 3356 /* mov */, AArch64::CPY_ZPzI_S, Convert__SVEVectorSReg1_0__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_z, MCK_SVECpyImm32 }, },
20741   { 787 /* cpy */, AArch64::CPY_ZPmI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_m, MCK_SVECpyImm32 }, },
20742   { 787 /* cpy */, AArch64::CPY_ZPzI_S, Convert__SVEVectorSReg1_0__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_z, MCK_SVECpyImm32 }, },
20819   { 962 /* dup */, AArch64::DUP_ZI_S, Convert__SVEVectorSReg1_0__SVECpyImm322_1, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVECpyImm32 }, },
23902   { 3356 /* mov */, AArch64::DUP_ZI_S, Convert__SVEVectorSReg1_0__SVECpyImm322_1, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVECpyImm32 }, },
23949   { 3356 /* mov */, AArch64::CPY_ZPmI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_m, MCK_SVECpyImm32 }, },
23951   { 3356 /* mov */, AArch64::CPY_ZPzI_S, Convert__SVEVectorSReg1_0__SVEPredicateAnyReg1_1__SVECpyImm322_4, AMFBS_HasSVE, { MCK_SVEVectorSReg, MCK_SVEPredicateAnyReg, MCK__47_, MCK_z, MCK_SVECpyImm32 }, },
29135   { 787 /* cpy */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
29138   { 787 /* cpy */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
29141   { 787 /* cpy */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
29144   { 787 /* cpy */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
29276   { 962 /* dup */, 2 /* 1 */, MCK_SVECpyImm32, AMFBS_HasSVE },
29278   { 962 /* dup */, 2 /* 1 */, MCK_SVECpyImm32, AMFBS_HasSVE },
34964   { 3356 /* mov */, 2 /* 1 */, MCK_SVECpyImm32, AMFBS_HasSVE },
34966   { 3356 /* mov */, 2 /* 1 */, MCK_SVECpyImm32, AMFBS_HasSVE },
35043   { 3356 /* mov */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
35046   { 3356 /* mov */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
35053   { 3356 /* mov */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
35056   { 3356 /* mov */, 16 /* 4 */, MCK_SVECpyImm32, AMFBS_HasSVE },
40709   case MCK_SVECpyImm32: