|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc20515 { 641 /* cmle */, AArch64::CMGEv16i8, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20517 { 641 /* cmle */, AArch64::CMGEv2i64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20523 { 641 /* cmle */, AArch64::CMGEv4i32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20527 { 641 /* cmle */, AArch64::CMGEv8i16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20529 { 646 /* cmlo */, AArch64::CMHIv16i8, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20530 { 646 /* cmlo */, AArch64::CMHIv2i64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20533 { 646 /* cmlo */, AArch64::CMHIv4i32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20535 { 646 /* cmlo */, AArch64::CMHIv8i16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20537 { 651 /* cmls */, AArch64::CMHSv16i8, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20538 { 651 /* cmls */, AArch64::CMHSv2i64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20541 { 651 /* cmls */, AArch64::CMHSv4i32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20543 { 651 /* cmls */, AArch64::CMHSv8i16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20547 { 656 /* cmlt */, AArch64::CMGTv16i8, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20549 { 656 /* cmlt */, AArch64::CMGTv2i64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20555 { 656 /* cmlt */, AArch64::CMGTv4i32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20559 { 656 /* cmlt */, AArch64::CMGTv8i16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20956 { 1060 /* facle */, AArch64::FACGEv2f64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20959 { 1060 /* facle */, AArch64::FACGEv4f32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20960 { 1060 /* facle */, AArch64::FACGEv8f16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20966 { 1066 /* faclt */, AArch64::FACGTv2f64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20969 { 1066 /* faclt */, AArch64::FACGTv4f32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
20970 { 1066 /* faclt */, AArch64::FACGTv8f16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21146 { 1138 /* fcmle */, AArch64::FCMGEv2f64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21152 { 1138 /* fcmle */, AArch64::FCMGEv4f32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21154 { 1138 /* fcmle */, AArch64::FCMGEv8f16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21180 { 1144 /* fcmlt */, AArch64::FCMGTv2f64, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21186 { 1144 /* fcmlt */, AArch64::FCMGTv4f32, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_None, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },
21188 { 1144 /* fcmlt */, AArch64::FCMGTv8f16, Convert__VectorReg1281_1__VectorReg1281_3__VectorReg1281_2, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128, MCK_VectorReg128 }, },