|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc20160 { 97 /* aesd */, AArch64::AESDrr, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasAES, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
20162 { 102 /* aese */, AArch64::AESErr, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasAES, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
24419 { 3992 /* sadalp */, AArch64::SADALPv4i32_v2i64, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128 }, },
24422 { 3992 /* sadalp */, AArch64::SADALPv8i16_v4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
24423 { 3992 /* sadalp */, AArch64::SADALPv16i8_v8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
24543 { 4197 /* sha1su1 */, AArch64::SHA1SU1rr, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasSHA2, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
24546 { 4222 /* sha256su0 */, AArch64::SHA256SU0rr, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasSHA2, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
25244 { 5029 /* sqxtn2 */, AArch64::SQXTNv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
25245 { 5029 /* sqxtn2 */, AArch64::SQXTNv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
25246 { 5029 /* sqxtn2 */, AArch64::SQXTNv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
25259 { 5057 /* sqxtun2 */, AArch64::SQXTUNv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
25260 { 5057 /* sqxtun2 */, AArch64::SQXTUNv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
25261 { 5057 /* sqxtun2 */, AArch64::SQXTUNv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
26380 { 5997 /* suqadd */, AArch64::SUQADDv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
26381 { 5997 /* suqadd */, AArch64::SUQADDv2i64, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128 }, },
26384 { 5997 /* suqadd */, AArch64::SUQADDv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
26386 { 5997 /* suqadd */, AArch64::SUQADDv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
26574 { 6239 /* uadalp */, AArch64::UADALPv4i32_v2i64, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128 }, },
26577 { 6239 /* uadalp */, AArch64::UADALPv8i16_v4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
26578 { 6239 /* uadalp */, AArch64::UADALPv16i8_v8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
27073 { 6706 /* uqxtn2 */, AArch64::UQXTNv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
27074 { 6706 /* uqxtn2 */, AArch64::UQXTNv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
27075 { 6706 /* uqxtn2 */, AArch64::UQXTNv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
27170 { 6811 /* usqadd */, AArch64::USQADDv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
27171 { 6811 /* usqadd */, AArch64::USQADDv2i64, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VectorReg128, MCK_VectorReg128 }, },
27174 { 6811 /* usqadd */, AArch64::USQADDv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
27176 { 6811 /* usqadd */, AArch64::USQADDv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },
27363 { 7058 /* xtn2 */, AArch64::XTNv16i8, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VectorReg128, MCK_VectorReg128 }, },
27364 { 7058 /* xtn2 */, AArch64::XTNv4i32, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VectorReg128, MCK_VectorReg128 }, },
27365 { 7058 /* xtn2 */, AArch64::XTNv8i16, Convert__VectorReg1281_1__Tie0_2_2__VectorReg1281_2, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VectorReg128, MCK_VectorReg128 }, },