|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc12692 { 0 /* abs */, AArch64::ABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
13068 { 603 /* cls */, AArch64::CLS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
13080 { 607 /* clz */, AArch64::CLZ_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
13349 { 745 /* cnot */, AArch64::CNOT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
13355 { 750 /* cnt */, AArch64::CNT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
13571 { 1043 /* fabs */, AArch64::FABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14046 { 1314 /* fcvtzs */, AArch64::FCVTZS_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14081 { 1321 /* fcvtzu */, AArch64::FCVTZU_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14109 { 1358 /* flogb */, AArch64::FLOGB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14401 { 1546 /* fneg */, AArch64::FNEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14450 { 1609 /* frecpx */, AArch64::FRECPX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14481 { 1652 /* frinta */, AArch64::FRINTA_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14492 { 1659 /* frinti */, AArch64::FRINTI_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14503 { 1666 /* frintm */, AArch64::FRINTM_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14514 { 1673 /* frintn */, AArch64::FRINTN_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14525 { 1680 /* frintp */, AArch64::FRINTP_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14536 { 1687 /* frintx */, AArch64::FRINTX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14547 { 1694 /* frintz */, AArch64::FRINTZ_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
14583 { 1724 /* fsqrt */, AArch64::FSQRT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
16643 { 3375 /* movprfx */, AArch64::MOVPRFX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
16735 { 3439 /* neg */, AArch64::NEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
16755 { 3477 /* not */, AArch64::NOT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
16941 { 3780 /* rbit */, AArch64::RBIT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
16979 { 3841 /* revb */, AArch64::REVB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
17149 { 4110 /* scvtf */, AArch64::SCVTF_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
17431 { 4570 /* sqabs */, AArch64::SQABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
17658 { 4792 /* sqneg */, AArch64::SQNEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
19052 { 6076 /* sxtb */, AArch64::SXTB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
19293 { 6325 /* ucvtf */, AArch64::UCVTF_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
19867 { 6893 /* uxtb */, AArch64::UXTB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20050 { 0 /* abs */, AArch64::ABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20426 { 603 /* cls */, AArch64::CLS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20438 { 607 /* clz */, AArch64::CLZ_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20707 { 745 /* cnot */, AArch64::CNOT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20713 { 750 /* cnt */, AArch64::CNT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
20929 { 1043 /* fabs */, AArch64::FABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21404 { 1314 /* fcvtzs */, AArch64::FCVTZS_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21439 { 1321 /* fcvtzu */, AArch64::FCVTZU_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21467 { 1358 /* flogb */, AArch64::FLOGB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21759 { 1546 /* fneg */, AArch64::FNEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21808 { 1609 /* frecpx */, AArch64::FRECPX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21839 { 1652 /* frinta */, AArch64::FRINTA_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21850 { 1659 /* frinti */, AArch64::FRINTI_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21861 { 1666 /* frintm */, AArch64::FRINTM_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21872 { 1673 /* frintn */, AArch64::FRINTN_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21883 { 1680 /* frintp */, AArch64::FRINTP_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21894 { 1687 /* frintx */, AArch64::FRINTX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21905 { 1694 /* frintz */, AArch64::FRINTZ_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
21941 { 1724 /* fsqrt */, AArch64::FSQRT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24001 { 3375 /* movprfx */, AArch64::MOVPRFX_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24093 { 3439 /* neg */, AArch64::NEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24113 { 3477 /* not */, AArch64::NOT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24299 { 3780 /* rbit */, AArch64::RBIT_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24337 { 3841 /* revb */, AArch64::REVB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24507 { 4110 /* scvtf */, AArch64::SCVTF_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
24789 { 4570 /* sqabs */, AArch64::SQABS_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
25016 { 4792 /* sqneg */, AArch64::SQNEG_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
26410 { 6076 /* sxtb */, AArch64::SXTB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
26651 { 6325 /* ucvtf */, AArch64::UCVTF_ZPmZ_HtoH, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },
27225 { 6893 /* uxtb */, AArch64::UXTB_ZPmZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_4, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorHReg }, },