reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
12695   { 0 /* abs */, AArch64::ABS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
13071   { 603 /* cls */, AArch64::CLS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
13083   { 607 /* clz */, AArch64::CLZ_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
13352   { 745 /* cnot */, AArch64::CNOT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
13358   { 750 /* cnt */, AArch64::CNT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
16649   { 3375 /* movprfx */, AArch64::MOVPRFX_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
16738   { 3439 /* neg */, AArch64::NEG_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
16758   { 3477 /* not */, AArch64::NOT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
16944   { 3780 /* rbit */, AArch64::RBIT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
17434   { 4570 /* sqabs */, AArch64::SQABS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
17661   { 4792 /* sqneg */, AArch64::SQNEG_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
20053   { 0 /* abs */, AArch64::ABS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
20429   { 603 /* cls */, AArch64::CLS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
20441   { 607 /* clz */, AArch64::CLZ_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
20710   { 745 /* cnot */, AArch64::CNOT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
20716   { 750 /* cnt */, AArch64::CNT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
24007   { 3375 /* movprfx */, AArch64::MOVPRFX_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
24096   { 3439 /* neg */, AArch64::NEG_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
24116   { 3477 /* not */, AArch64::NOT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
24302   { 3780 /* rbit */, AArch64::RBIT_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
24792   { 4570 /* sqabs */, AArch64::SQABS_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },
25019   { 4792 /* sqneg */, AArch64::SQNEG_ZPmZ_B, Convert__SVEVectorBReg1_0__Tie0_1_1__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_4, AMFBS_HasSVE2, { MCK_SVEVectorBReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_m, MCK_SVEVectorBReg }, },