reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
12838   { 129 /* andv */, AArch64::ANDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
13538   { 1001 /* eorv */, AArch64::EORV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
13647   { 1089 /* faddv */, AArch64::FADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14157   { 1395 /* fmaxnmv */, AArch64::FMAXNMV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14174   { 1409 /* fmaxv */, AArch64::FMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14219   { 1435 /* fminnmv */, AArch64::FMINNMV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14236   { 1449 /* fminv */, AArch64::FMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14692   { 1842 /* lasta */, AArch64::LASTA_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14696   { 1842 /* lasta */, AArch64::LASTA_RPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14700   { 1848 /* lastb */, AArch64::LASTB_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
14704   { 1848 /* lastb */, AArch64::LASTB_RPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
16808   { 3504 /* orv */, AArch64::ORV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
17095   { 4048 /* saddv */, AArch64::SADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
17292   { 4430 /* smaxv */, AArch64::SMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
17326   { 4451 /* sminv */, AArch64::SMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
19247   { 6287 /* uaddv */, AArch64::UADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
19364   { 6388 /* umaxv */, AArch64::UMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
19397   { 6405 /* uminv */, AArch64::UMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
20196   { 129 /* andv */, AArch64::ANDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
20896   { 1001 /* eorv */, AArch64::EORV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
21005   { 1089 /* faddv */, AArch64::FADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
21518   { 1395 /* fmaxnmv */, AArch64::FMAXNMV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
21535   { 1409 /* fmaxv */, AArch64::FMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
21580   { 1435 /* fminnmv */, AArch64::FMINNMV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
21597   { 1449 /* fminv */, AArch64::FMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
22050   { 1842 /* lasta */, AArch64::LASTA_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
22054   { 1842 /* lasta */, AArch64::LASTA_RPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
22058   { 1848 /* lastb */, AArch64::LASTB_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
22062   { 1848 /* lastb */, AArch64::LASTB_RPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
24166   { 3504 /* orv */, AArch64::ORV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
24453   { 4048 /* saddv */, AArch64::SADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
24655   { 4430 /* smaxv */, AArch64::SMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
24689   { 4451 /* sminv */, AArch64::SMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
26605   { 6287 /* uaddv */, AArch64::UADDV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
26727   { 6388 /* umaxv */, AArch64::UMAXV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },
26760   { 6405 /* uminv */, AArch64::UMINV_VPZ_H, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorHReg1_2, AMFBS_HasSVE, { MCK_FPR16, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorHReg }, },