reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
12841   { 129 /* andv */, AArch64::ANDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
13541   { 1001 /* eorv */, AArch64::EORV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
14695   { 1842 /* lasta */, AArch64::LASTA_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
14698   { 1842 /* lasta */, AArch64::LASTA_RPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
14703   { 1848 /* lastb */, AArch64::LASTB_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
14706   { 1848 /* lastb */, AArch64::LASTB_RPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
16811   { 3504 /* orv */, AArch64::ORV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
17097   { 4048 /* saddv */, AArch64::SADDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
17298   { 4430 /* smaxv */, AArch64::SMAXV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
17332   { 4451 /* sminv */, AArch64::SMINV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
19250   { 6287 /* uaddv */, AArch64::UADDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
19370   { 6388 /* umaxv */, AArch64::UMAXV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
19403   { 6405 /* uminv */, AArch64::UMINV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
20199   { 129 /* andv */, AArch64::ANDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
20899   { 1001 /* eorv */, AArch64::EORV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
22053   { 1842 /* lasta */, AArch64::LASTA_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
22056   { 1842 /* lasta */, AArch64::LASTA_RPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
22061   { 1848 /* lastb */, AArch64::LASTB_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
22064   { 1848 /* lastb */, AArch64::LASTB_RPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_GPR32, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
24169   { 3504 /* orv */, AArch64::ORV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
24455   { 4048 /* saddv */, AArch64::SADDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
24658   { 4430 /* smaxv */, AArch64::SMAXV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
24692   { 4451 /* sminv */, AArch64::SMINV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
26608   { 6287 /* uaddv */, AArch64::UADDV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR64, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
26730   { 6388 /* umaxv */, AArch64::UMAXV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },
26763   { 6405 /* uminv */, AArch64::UMINV_VPZ_B, Convert__Reg1_0__SVEPredicate3bAnyReg1_1__SVEVectorBReg1_2, AMFBS_HasSVE, { MCK_FPR8, MCK_SVEPredicate3bAnyReg, MCK_SVEVectorBReg }, },